16 Aug
|
Weekday (YC W21)
|
Bengaluru
16 Aug
Weekday (YC W21)
Bengaluru
This role is for one of our clients
Industry: Semiconductors
Seniority level: Mid-Senior level
Min Experience: 6+ years
Location: Bengaluru
JobType: full-time
We may use artificial intelligence (AI) tools to support parts of the hiring process, such as reviewing applications, analyzing resumes, or assessing responses and identifying potential inconsistencies or verification signals in application materials based on available information. These tools assist our recruitment team but do not replace human judgment. Final hiring decisions are ultimately made by humans. If you would like more information about how your data is processed, please contact us.
We are seeking an experienced
Physical Design Engineer
with
6–15 years of industry experience
to join our VLSI/ASIC engineering team. The ideal candidate will have robust hands-on expertise across the physical implementation flow, with particular emphasis on
Cadence Innovus
and
Static Timing Analysis (STA)
. You will be responsible for taking designs from netlist through physical implementation, optimization,
timing closure, and sign-off while working closely with RTL, synthesis, STA, and verification teams.
Requirements
Key Responsibilities
- Perform end-to-end physical design activities including floorplanning, power planning, placement, clock tree synthesis (CTS), routing, optimization, and physical verification
- Develop and implement physical design strategies for complex digital blocks and full-chip designs
- Use Cadence Innovus extensively for placement, CTS, routing, timing optimization, and design closure
- Analyze timing reports and perform STA to identify setup and hold violations and drive timing closure
- Work on congestion analysis, placement optimization, buffering, cell sizing, and other techniques to improve PPA and timing
- Perform clock-tree analysis and optimization to manage skew, latency, transition, and clock-related constraints
- Collaborate with synthesis and RTL teams to resolve timing,
📌 Physical Design Engineer (Bengaluru)
🏢 Weekday (YC W21)
📍 Bengaluru