We are hiring for Senior Staff Engineer for Physical Design team with minimum 8+ years of strong hands on experience in constraints development, timing analysis/closure of large SoCs. Must have positive understanding of 22nm/28nm/40nm technologies and associated timing/SI closure challenges. Good with stake holder management.
Your Role
Key responsibilities in your new role
Responsible for STA and Timing Closure of complex, low power SoCs targeted for IOT and MCU markets.
Ownership of constraints development for functional/test modes at pre/post layout stage.
Timing analysis and convergence of large hierarchical design across multiple modes and corners.
Work closely with physical design team for timing/SI closure.
Responsible for owning and/or mentoring Synthesis, Equivalence Checks.
Your Profile
Qualifications and skills to help you succeed
Must have 8 + years of Strong exposure in constraints development, timing analysis/closure of large SoCs
Expert user of industry standard tools for timing signoff
Experience in scripting languages (shell, perl, tcl) and Make flow
Understanding of 22nm/28nm/40nm technologies and associated timing/SI closure challenges
Understanding of Low Power design techniques
Experience in low-power synthesis and equivalence checks will be a plus
Contact:
[email protected]
WeAreIn for driving decarbonization and digitalization.
As a global leader in semiconductor solutions in power systems and IoT, Infineon enables game-changing solutions for green and efficient energy, clean and safe mobility, as well as smart and secure IoT. Together, we drive innovation and customer success, while caring for our people and empowering them to reach ambitious goals. Be a part of making life easier, safer and greener.
Are you in?
We are on a journey to create the best Infineon for everyone.
This means we embrace diversity and inclusion and welcome everyone for who they are. At Infineon, we offer a working environment characterized by
📌 Senior Staff Engineer Design (Bengaluru)
🏢 infineon
📍 Bengaluru