Job Description

Job Title: Design Verification Lead

n

Location: Bangalore/Hyderabad

n

Experience: 7+yrs

n

Job Type: Full-time

n

Industry: Semiconductors / VLSI / EDA

n

Education: B.E./B.Tech or M.E./M.Tech in ECE/EEE or related field

n

Job Description:

n

We are looking for a passionate and experienced Design Verification Lead to drive the verification of complex SoC/IP designs. The ideal candidate will have deep expertise in functional verification methodologies and will be responsible for managing a team, defining verification strategies, and ensuring high-quality silicon delivery.

n

Key Responsibilities:

n

n
- Own and lead verification activities for IP or SoC-level designs.
n
- Define and execute the verification plan, test strategy, and coverage goals.
n
- Develop and manage verification infrastructure (testbenches, stimulus, checkers, etc.).
n
- Collaborate with RTL design, DFT, PD, and firmware teams.
n
- Mentor and lead a team of verification engineers.
n
- Perform reviews of testbenches, test cases, and coverage reports.
n
- Drive simulation-based verification using SystemVerilog, UVM.
n
- Track and report project progress and debug issues independently.
n
- Participate in regression setup and continuous integration for verification.
n




- Deliver high-quality verified RTL to meet tape-out schedules.
n

n

Required Skills:

n

n
- 7+ years of experience in ASIC/FPGA verification.
n
- Strong expertise in SystemVerilog and UVM .
n
- Hands-on experience in developing complex verification environments.
n
- Good understanding of coverage-driven verification (functional and code) .
n
- Experience with scripting languages (Perl/Python/Tcl).
n
- Knowledge of protocols like AXI, AHB, PCIe, USB, DDR, etc.
n
- Familiarity with formal verification is a plus.
n
- Strong debugging skills using waveform tools like DVE, VCS, or ModelSim.
n
- Prior experience in leading teams and driving project deliverables.
n

n

Good to Have:

n

n
- Experience in Emulation/FPGA prototyping.
n
- Exposure to low-power verification (UPF).
n
- Knowledge of verification IPs and reuse methodologies.
n
- Hands-on with gate-level simulations and performance verification.
n

n

Soft Skills:

n

n
- Excellent communication and interpersonal skills.
n
- Ability to lead and mentor junior engineers.
n
- Solid problem-solving and analytical thinking.
n
- Ability to work in cross-functional and global teams.
n

n

n

Interested can share CV to [email protected]

📌 Design Verification Lead (Bengaluru)
🏢 ACL Digital
📍 Bengaluru