Fpga/ASIC RTL Engineer (Bengaluru)

Fpga/ASIC RTL Engineer (Bengaluru)

24 Aug
|
Omniglobe International
|
Bengaluru

24 Aug

Omniglobe International

Bengaluru

We're hiring an FPGA Design Engineer with 04 years of experience! This position is open to M.Tech freshers (with mandatory internship) and B.Tech graduates from 2022 or earlier with relevant FPGA Design experience.

Eligibility Criteria (Mandatory):

M.Tech candidates with mandatory internship experience in FPGA Design / FPGA Prototyping / Digital Design.

B.Tech graduates from 2022 or earlier batches with relevant FPGA Design experience.

OR

Candidates with 15 years of relevant industry experience in FPGA Design / FPGA Prototyping. B.Tech degree must be from 2022 or earlier batches.

Required Skills:

Strong hands-on experience in Verilog / SystemVerilog

Experience with Xilinx FPGAs and Xilinx Vivado

Robust RTL coding, synthesis, timing analysis, and debugging skills

Experience with FPGA implementation, constraints, and timing closure

Hands-on experience with industry-standard protocols such as AXI, AXI4-Lite, AXI-Stream, PCIe, DDR/DDR4, Ethernet, UART, SPI, or I2C

📌 Fpga/ASIC RTL Engineer (Bengaluru)
🏢 Omniglobe International
📍 Bengaluru

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: fpga/asic rtl engineer (bengaluru) / bengaluru

Subscribe to this job alert:

Get the latest job offers by email for: fpga/asic rtl engineer (bengaluru) / bengaluru