Verification Engineer- System Verilog and UVM (Hyderabad)

Verification Engineer- System Verilog and UVM (Hyderabad)

10 Sep
|
Sunrise BizTech Systems
|
Hyderabad

10 Sep

Sunrise BizTech Systems

Hyderabad

Urgent Hiring!!!

Greetings from Sunrise Biztech Systems Pvt. Ltd.

We are hiring for one of our reputed clients for the following position. If you're interested and your experience matches the requirement, we'd love to hear from you.

Job Title: Functional Verification Engineer

Location: Hyderabad

Duration: 12 Months Contract

Required Skills

- 6+ years of hands-on experience in Functional Verification.
- Robust expertise in System Verilog and UVM.
- Experience with functional coverage, assertions (SVA), and coverage-driven verification.
- Strong debugging and problem-solving skills.
- Experience with industry-standard simulators such as Questa or VCS.

📌 Verification Engineer- System Verilog and UVM (Hyderabad)
🏢 Sunrise BizTech Systems
📍 Hyderabad

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: verification engineer- system verilog and uvm (hyderabad) / hyderabad

Subscribe to this job alert:

Get the latest job offers by email for: verification engineer- system verilog and uvm (hyderabad) / hyderabad