RTL Design Engineer

nExperience: 7–20+ Years

nLocation: Bangalore

nRole: Senior / Lead / Principal RTL Design Engineer

nJob Overview

nWe are looking for experienced RTL Design Engineers with a strong background in Microarchitecture and Digital Design to work on complex semiconductor designs. The ideal candidate should have strong hands-on experience taking designs from microarchitecture/specification through RTL implementation, verification, synthesis and sign-off .

nKey Responsibilities

n

n
- Understand and contribute to microarchitecture specifications and design requirements.
n
- Translate microarchitecture into high-quality, synthesizable RTL using Verilog/SystemVerilog.
n
- Design and implement complex IP, subsystem, SoC, CPU/GPU or processor blocks .
n
- Participate in microarchitecture definition, design reviews and RTL architecture discussions .
n
- Develop optimized RTL considering performance, power, area (PPA) and design complexity.
n
- Work closely with Architecture, Verification, Physical Design and STA teams .
n
- Perform RTL simulation, debugging and functional issue resolution .
n
- Support lint, CDC, synthesis, STA and other design-quality checks .
n
- Analyze and resolve timing, area, power and functional issues .
n
- Drive design closure and support integration of RTL blocks into larger SoC designs.
n




- Mentor junior engineers and contribute to RTL coding standards and design methodologies.
n

nRequired Skills

n

n
- 7–20+ years of experience in RTL Design / Digital Design.
n
- Strong hands-on experience with Verilog/SystemVerilog .
n
- Strong understanding of Microarchitecture and Digital Logic Design .
n
- Experience in designing complex IP/SoC/subsystem blocks .
n
- Good understanding of ASIC design flow from specification to implementation.
n
- Strong knowledge of RTL coding, synthesis, lint, CDC and STA .
n
- Experience with PPA optimization and timing closure .
n
- Robust debugging and problem-solving skills.
n
- Experience working with cross-functional teams including DV, Architecture and Physical Design .
n

nPreferred / Good to Have

n

n
- Experience with CPU, GPU, AI/ML accelerators, interconnects or high-speed interfaces .
n
- Experience in ARM/processor-based SoC designs .
n
- Knowledge of low-power design methodologies .
n
- Experience with formal verification and design-quality checks.
n
- Experience leading RTL design teams or mentoring engineers.
n

nCandidate Profile

nCandidates should have a strong microarchitecture foundation , excellent RTL coding skills, and experience owning complex blocks from microarchitecture through RTL and design closure .

📌 Senior / Lead / Principal RTL Design Engineer (Bengaluru)
🏢 Leadsoc Technologies
📍 Bengaluru