To be part of the Physical Design team for projects with GHz freq range and cutting edge technologies.
Responsible for Physical Design at Full Chip or block level in technologies of 28nm/14nm.
Responsible for Synthesis to PnR and Physical Verification closure of SoC/sub-chips. Skills: Floorplan, PnR and Signal Integrity