At AMD, we believe technology has the power to solve the world's most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.
Whether you're designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger - technology that moves the world forward. SE NIOR SILICON DESIGN ENGINEER
We are looking for a talented individual to join our team in an RTL design role. Our intellectual property (IP) design team creates IP cores for use in high performance AMD products. Your expertise will be deployed in ASIC projects targeting networking, security, storage, and other applications.
You are very proficient in Verilog RTL coding, and front-end design flows. You have experience with data networking and communications protocols, ASIC architecture and RTL design, and EDA design processes. You have demonstrated your technical skill through prior experience delivering ASIC and/or FPGA solutions to the market, and leverage this experience to design and code innovative, high quality IP products.
You are a team player who has excellent written and verbal communication skills with experience collaborating across multiple design sites and time zones. You enjoy working amongst a multi-disciplinary team of professionals with diverse skills and experiences to complete projects in an efficient manner.
Utilize up-to-date AI tools to achieve a high level of RTL design productivity through code generation, refactoring, documentation, and debug
Contribute to design specifications for IP cores
Resolve IP simulation regression failures through close collaboration with IP Verification Team and work with Verification Team members to ensure achievement of verification quality metrics
Work with SoC team and Physical Design (PD) team to meet Power/Performance/Area goals by providing synthesis and timing closure support
Coach and mentor less experienced designers
PREFERRED EXPERIENCE:
- 6+ Years experience in RTL (Verilog / System Verilog) ASIC design experience through implementations targeting leading edge ASIC technologies
- Proven experience with industry-leading ASIC design tools, synthesis tools, flows, and timing closure
- Experience driving AI-powered tools (VS Code, GitHub Copilot, Cursor) that integrate LLMs (Claude, Codex/GPT) for RTL design
- Experience executing design checks such as lint, CDC, and LEC using industry standard ASIC tools
- Excellent understanding of standard bus/interface protocols (i.e. Experience in modern, complex networking architecture and digital design in general
- Experience with networking protocols (such as Ethernet) and standards for digital communication systems, optical communications, and packet processing applications
- Familiarity with encryption protocols (such as MACsec and IPsec) and security technologies for digital communication systems
- Proficient with workplace AI tools (Microsoft M365 Copilot, ChatGPT, Atlassian Rovo)
- Proficient with scripting languages such as Python, Perl, TCL, Makefile, and csh/bash
ACADEMIC CREDENTIALS:
~ Bachelors or Masters degree in computer engineering/Electrical Engineering
#AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD's 'Responsible AI Policy' is available
📌 Senior Design Engineer (Technology) (India)
🏢 Xilinx
📍 India