- Lead IR drop, electromigration, and power integrity analysis across multiple blocks and full-chip designs.
- Define, implement, and optimize EMIR sign-off flows using industry-standard tools (Redhawk, Voltus, Totem, etc.)
- Drive PDN architecture planning and collaborate with Physical Design teams to ensure robust power delivery.
- Perform chip-package co-simulation to validate power distribution across die, package, and board
- Review and analyze EMIR reports, debug issues, and provide recommendations to closure.
- Own and automate EMIR flows using Python/Perl/TCL scripting.
- Collaborate with cross-functional teams (RTL, PD, Verification, Packaging) for design convergence.
- Mentor and guide junior engineers in EMIR methodologies and best practices.

Experience (years) : 3+ years

Education Qualification:

BTECH/MTECH in Electrical/Electronics/Computer Science Engineering or Equivalent

This job posting has been aggregated from external source. Role details, content, and availability are subject to change. Applicants are advised to confirm the latest information directly on the company website before applying.

📌 Senior EMIR Engineer (Hyderabad)
🏢 Mirafra
📍 Hyderabad