Job DescriptionLocation: Bangalore / Hyderabad, India

NExperience: 4–10 Years

NEmployment Type: Full-Time

NRole Summary

nWe are looking for an experienced Analog Layout Engineer to join our semiconductor design team and work on high-performance analog and mixed-signal IPs in advanced CMOS/FinFET technology nodes.

NThe ideal candidate should have strong hands-on experience in full-custom analog layout, preferably with TSMC technology nodes, and a solid understanding of matching, parasitics, advanced layout techniques, and physical verification.

NThe role involves workingclosely with analog circuit designers, physical verification, and other cross-functional teams to deliver high-quality, silicon-ready layouts.

NKey Responsibilities

n

N
- Develop full-custom analog and mixed-signal layouts for complex IC designs.
N
- Work on layout of analog building blocks such as:
N
- Op-Amps
n
- Bandgap references
N
- LDOs / Regulators
n
- ADC/DAC blocks
N
- PLL/DLL
n
- Charge Pumps
N
- Current/Voltage References
N
- High-speed I/O and SerDes/DDR PHY circuits
N
- Implement advanced layout techniques including:
N
- Common-centroid
n
- Interdigitation
N
- Symmetry
n
- Matching
N
- Dummy devices
n
- Guard rings
N
- Shielding
n
- Sensitive-node isolation
N
- Perform parasitic-awarelayout optimization and minimize the impact of routing and device parasitics on circuit performance.
N
- Work closely with analog designers to understand circuit requirements and translate schematics into optimized physical layouts.
N
- Perform DRC, LVS, ERC and other physical verification checks and debug layout issues.
N
- Support PEX/post-layoutsimulation and optimize layouts based on extracted parasitics.
N
- Ensure layouts meet requirements for area, matching, noise, reliability, EM/IR and performance.
N
- Work with advanced TSMCtechnology nodes, including FinFET-based processes.
N
- Collaborate with circuit design, verification, reliability, and physical design teams throughout the development cycle.
N




- Support IP integration,top-level layout, tapeout activities, and design documentation.
N
- Participate in layout reviews and contribute to improving layout methodologies and productivity.
N

nRequired Qualifications

N

n
- Bachelor's or Master's degree in Electrical/Electronics Engineering, VLSI, or related field.
N
- 4–10 years of hands-on experience in Analog/Mixed-Signal IC Layout.
N
- Strong experience in full-custom analog layout.
N
- Hands-on experience with TSMC technology nodes is required.
N
- Experience in advanced technology nodes, preferably 16nm and below, will be highly preferred.
N
- Strong understanding of:
N
- Analog layout fundamentals
N
- Device matching
n
- Parasitic effects
N
- Analog routing techniques
N
- Noise isolation
n
- Reliability considerations
N
- Solid experience with DRC/LVS/ERC and physical verification.
N
- Experience with PEX andpost-layout simulation/debugging.
N
- Ability to independently take blocks from schematic → layout → verification → tapeout.
N

nTools & Technology

NPreferred tools:

N

n
- Cadence Virtuoso
N
- Cadence Layout XL
n
- Calibre
N
- PVS / Assura
n
- StarRC / Quantus or equivalent extraction tools
N

nTechnology:

N

n
- TSMC CMOS / FinFET nodes
N
- Preferably TSMC 16nm, 12nm, 7nm, 5nm and below
N

nPreferred Experience

NCandidates with experience in layout for the following will be preferred:

N

n
- SerDes PHY
n
- DDR / LPDDR PHY
N
- High-speed I/O
n
- PLL / DLL / CDR
N
- ADC / DAC
n
- Power Management ICs
N
- Data converters
n
- Precision analog blocks
N
- High-speed analog/mixed-signal circuits
N

nExperience with high-speed interface PHYs and advanced FinFET nodes will be an added advantage.

NKey Competencies

n

N
- Strong analog layout fundamentals
N
- Excellent device-matching expertise
N
- Advanced-node layout experience
N
- Parasitic-aware design
N
- Physical verification/debugging
N
- Strong schematic-to-layout understanding
N
- Ability to work independently
N
- Good collaboration withcircuit designers and verification teams
N
- Tapeout experience
n

📌 Hiring: Analog Layout Engineer (Bengaluru)
🏢 leadIC Design
📍 Bengaluru