Job Description

Job Description:

n

n
Responsible for chip level STA convergence from early stages to signoff.
n
Participate in top level floor plan and clock planning.
n
IP & SoC timing constraints definition for all modes including DFT
n
Constraints quality check
n
Multimode-multi corner timing analysis.
n
Timing ECO generation.
n
Block and SoC level timing convergence.
n
Block and SoC level Synthesis.
n
Block and SoC level equivalence check.
n

n

Experience Required:

n

n
5 to 8 years of experience in SOC level timing convergence
n
Synthesis and equivalence check
n
Robust timing concepts
n
Working knowledge of low power design involving multiple power domains.
n
Proficiency in scripting languages such as TCL, Perl, or Python for automation.
n
Familiarity with industry-standard EDA tools for STA like Tempus and PrimeTime
n
Exposure to complex design having multiple asynchronous clocks.
n

📌 Sta Engineer Bengaluru Urban
🏢 HrdWyr
📍 Bengaluru Urban