n
- Placement/Power aware synthesis using Synopsys & Cadence tools (DCG/NXT/FC, Genus)
n
- Constraints development, Formal Verification, CECO, Static Timing Analysis & timing closure
n
- Work closely with design team to come up with preplacement requirements & timing constraints
n
- Work closely with physical design team for floorplan, placement & timing reviews
n
- Work closely with cross-functional teams to review standard cell profile, timing models & memory models
n
n
Skills:
n
n
- Valuable understanding of ASIC design flow
n
- Hands on experience in synthesis and static timing analysis
n
- Proficiency with Synopsys DC & PT tools and Verilog/VHDL is a must
n
n
Experience in Perl, TCL and shell scripting is desirable
n
* Excellent interpersonal & analytical skills with ability to work independently
n
Bachelors or Master's Degree with a strong VLSI Background