Sr Ams Layout Engineer-dpg-lpddr (Hyderabad)

Sr Ams Layout Engineer-dpg-lpddr (Hyderabad)

21 Oct
|
Micron
|
Hyderabad

21 Oct

Micron

Hyderabad

Our vision is to transform how the world uses information to enrich life for all .

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

Roles and Responsibilities

- Own the custom analog and mixed signal layout of critical analog blocks for LPDDR PHYs, including critical Datapath, bias networks, IO analog frontends, and reference circuits, ensuring robustness across PVT, low noise coupling, and high matching accuracy.
- Execute high‑speed LPDDR interface layout (LPDDRx), addressing signal integrity challenges such as skew control, impedance matching, shielding, crosstalk mitigation, and jitter sensitivity in advanced nodes.
- 6+ years of solid hands-on experience in analog and mixed signal, high-speed serial links..
- Design and optimize array‑based layouts for LPDDR DQ/DQS byte lanes, CA lanes, and replica paths, ensuring strict symmetry, pitch matching, repeatability, and scalability across multi‑byte and multi‑channel configurations.
- Implement custom digital block layouts within the LPDDR PHY, including training logic, calibration engines, and test/debug circuitry, with careful consideration of clocking, congestion, and interaction with sensitive analog regions.
- Drive layout‑aware co‑design with circuit designers to meet timing, noise, IR, and EM requirements for mixed‑signal LPDDR blocks, incorporating parasitic awareness early in the design cycle.
- Perform DRC/LVS closure , parasitic extraction reviews,



and correlation with simulation results to ensure silicon‑accurate performance of high‑speed and analog‑intensive LPDDR blocks.
- Support post‑layout optimization and ECOs , resolving issues related to margin degradation, yield, and manufacturability while maintaining JEDEC compliance.
- Collaborate closely with architecture, circuit, verification, and silicon debug teams to enable first‑silicon success and high‑volume manufacturability of LPDDR products.
- Foster a culture of knowledge sharing and continuous improvement , contributing to VXL‑compatible layout flows, best practices, and design reviews that enable first‑silicon success.
- Leverage AI/ML knowledge as a value‑add to support data‑driven optimization, layout automation initiatives, and improved debug and correlation workflows

Education

- B. Tech/B. E in Electronics, Electronics & Communications, or VLSI Engineering
- M. Tech in Electronics engineering, Microelectronics or VLSI Engineering

About Micron Technology, Inc.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, veteran or disability status.

Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.

Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.

📌 Sr Ams Layout Engineer-dpg-lpddr (Hyderabad)
🏢 Micron
📍 Hyderabad

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: sr ams layout engineer-dpg-lpddr (hyderabad) / hyderabad