JOB DESCRIPTION

Emulation Architect (ZeBu / HAPS)

Experience

10+ years

Location

India

Domain

ASIC / SoC – Turnkey Silicon

Employment

Full time

The Role

Define emulation and FPGA-prototyping strategy for complex SoCs, owning design partitioning, platform bring-up and pre-silicon validation predominantly on Synopsys ZeBu and HAPS.

What You Will Do
Define emulation and prototyping strategy: platform selection (ZeBu / HAPS), capacity planning and milestones.
Own design partitioning, multi-FPGA / multi-board mapping, clocking, timing and interconnect for emulation targets.
Drive ZeBu and HAPS compile flows, bring-up, runtime performance and debug visibility.
Build transactor, co-emulation and virtual-platform environments for firmware, OS and system-level validation.
Run hardware/software co-validation, power and performance analysis, and regression automation on emulators.
Partner with RTL, DV, DFT and SW teams; mentor emulation engineers and lead customer technical reviews.

What You Bring




10+ years in ASIC/SoC pre-silicon validation, with 8+ years of hands-on ZeBu and HAPS emulation / prototyping.
Proven delivery of multiple SoC emulation or prototyping programs, from compile through system bring-up.
Expert in design partitioning, FPGA-friendly RTL, clock and memory mapping, and emulation timing closure.
Strong with AMBA (AXI/AHB/APB), PCIe, Ethernet, USB and DDR/LPDDR subsystems and their emulation models.
Experience with ARM- or RISC-V-based SoC bring-up, firmware integration and OS boot on emulators.
Scripting and automation in Python, Tcl or Perl; ability to debug at waveform, trace and system level.

Valuable to Have
Palladium or Veloce exposure
Hybrid emulation, virtual platforms and transaction-level co-simulation
Post-silicon bring-up and chiplet / multi-die validation

Perks:
Health insurance

Work Location: In person

📌 Emulation Architect 10+ Years Bengaluru
🏢 Wipro
📍 Bengaluru