Job Summary

The Role and Impact As a DFT Design Engineer, you will play a crucial role in developing and delivering high-quality design-for-test (DFT) solutions for cutting-edge semiconductor products. You will focus on logic design, RTL coding, and simulation, while collaborating on architecture and microarchitecture definitions. Your contributions directly impact product quality and manufacturability by optimizing test coverage, debug efficiency, and production ramp-up, ensuring Intel's leadership in advanced SoC designs. Business group The Data Center Group (DCG) drives innovation in data center technologies to empower businesses and industries globally. As part of this high-impact organization, you will contribute to the development of world-class systems and solutions that support Intel's vision to transform data into actionable insights, enabling scalable, efficient, and secure computing.

Key Responsibilities

- Develop logic design, RTL coding, and DFT timing closure support for test content generation, including SCAN, MBIST, and BSCAN.
- Collaborate on the definition of architecture and microarchitecture features for blocks and subsystems under DFT design.
- Create and optimize HVM content for rapid bring-up and production ramp on automatic test equipment (ATE).
- Apply strategies, tools, and methods to integrate DFT into RTL and structural code while meeting power, performance, area, and timing goals.
- Review verification plans and drive verification of DFT designs to ensure alignment with architecture and microarchitecture specifications.
- Resolve RTL test failures and implement corrective measures to ensure design accuracy and feature correctness.
- Integrate DFT blocks into functional IP and SoC,



supporting SoC customers to ensure seamless integration and high-quality design outcomes.
- Collaborate with post-silicon and manufacturing teams to support debug and verification on silicon, documenting learnings for continuous improvement.
- Drive high test coverage and develop structural and specific IP tests to achieve quality and defect-per-million (DPM) objectives.

Qualifications

Minimum Qualifications

- Bachelors degree in Electrical Engineering, Computer Engineering, or related field with 0-1 years of hands-on experience through internships, academic projects, coursework, or training.
- OR a Masters degree in Electrical Engineering, Computer Engineering, or related field with no prior qualified experience.
- Proficiency in RTL coding and simulation tools (e.g., SystemVerilog, VCS).
- Foundational understanding of DFT methodologies such as SCAN, MBIST, and BSCAN.

Preferred Qualifications

- Strong problem-solving skills and a collaborative mindset.
- Familiarity with SoC architecture and microarchitecture features.
- Knowledge of test equipment tools and strategies for production ramp-up.
- Passion for innovation and commitment to delivering high-quality solutions.

Job Details

Job Type: College Grad

Shift

Shift 1 (India)

Primary Location

Bangalore, India

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working in office at their assigned Intel site and off-site. Job posting details (such as work model, location or time type) are subject to change.

Disclaimer: This job posting has been aggregated from external source. Role details, content, and availability are subject to change. Applicants are advised to confirm the latest information directly on the company website before applying.

📌 GPU Logic Design Engineer (Bengaluru)
🏢 Intel
📍 Bengaluru