Job highlights
Deep experience with AMBA (AXI / AHB/APB),NoC and high-speed interfaces such as PCIe,DDR / LPDDR,Ethernet,USB. .
. Good to Have
ARM or RISC-V subsystem integration. Die-to-die / UCIe and chiplet architectures. Post-silicon debug experience

RTL Architect 15+ Years The Role

Define micro-architecture and lead RTL design and SoC/subsystem integration for complex silicon, owning PPA and design quality through tape-out.

What You Will Do
Define micro-architecture, block partitioning and interface specifications from system requirements.
Own PPA trade-offs and RTL quality: lint, CDC/RDC, synthesis and constraints (SDC, UPF).
Lead subsystem and SoC integration, and drive design and code reviews.
Partner with DV, DFT and PD to close verification, testability, timing and power.
Mentor and technically guide RTL teams; act as the escalation point for design issues.
Support emulation, FPGA prototyping, silicon bring-up and root-cause analysis.

What You Bring
15+ years in RTL design and integration,



with multiple tape-outs in a lead or architect role.
Expert Verilog / SystemVerilog and solid micro-architecture skills.
Deep experience with AMBA (AXI/AHB/APB), NoC and high-speed interfaces such as PCIe, DDR/LPDDR, Ethernet, USB.
Solid grasp of low-power design (UPF), clocking, CDC/RDC and timing-driven RTL.
Proficiency with front-end tools: lint, CDC, synthesis, STA; scripting in Python, Perl or Tcl.
Explicit technical communication with customers and cross-functional teams.

Valuable to Have
ARM or RISC-V subsystem integration
Die-to-die / UCIe and chiplet architectures
Post-silicon debug experience

This job posting has been aggregated from external source. Role details, content, and availability are subject to change. Applicants are advised to confirm the latest information directly on the company website before applying.

📌 Rtl Architect Chennai
🏢 Iflowtech Solutions
📍 Chennai