RTL Design Engineer (Hyderabad)

RTL Design Engineer (Hyderabad)

09 Nov
|
Tech Andhra
|
Hyderabad

09 Nov

Tech Andhra

Hyderabad

Design Implemenation:

* RTL Synthesis to achieve the best Performance/Power/Area of the designs - Design Compiler, Fusion Compiler, Genus.

* Setup Timing Constraints for functional and Test Modes.

* Verify Logic Equivalency Checks between RTL to Gates and Gates to Gates - Conformal.

* Setup signoff Static Timing Analysis and ECO flows and achieve timing closure working with the Design/DFT/PD teams.

* Timing analysis with STA tools - PrimeTime, Tempus

* Constraints debug and sanity checks.

Required Skills:

* RTL Synthesis

* STA and Timing closure

* LEC (Logic and Equivalence Check)

* SDC Constraints

Pay: ₹1,000,000.00 - ₹1,300,000.00 per year

Work Location: In person

📌 RTL Design Engineer (Hyderabad)
🏢 Tech Andhra
📍 Hyderabad

Reply to this offer

Impress this employer describing Your skills and abilities, fill out the form below and leave Your personal touch in the presentation letter.

Subscribe to this job alert:

Get the latest job offers by email for: rtl design engineer (hyderabad) / hyderabad